International Journal of Advances in Engineering and Management (IJAEM)
Volume 2, Issue 6, pp: 93-96 www.ijaem.net ISSN: 2395-5252

A novel method to design SRAM using memristor at 45nm technology

Deepak C S, Halesh M R
Dept. Of Electronics and communication SJCE (JSS UNIVERSITY) Mysuru, India
Dept. Of Electronics and communication SJCE (JSS UNIVERSITY) Mysuru, India
Corresponding author: Deepak C S

Date of Submission: 30-08-2020 Date of Acceptance: 16-09-2020

ABSTRACT— In recent years, there has been a growing demand for low-power devices, because of the actual fact that the growth of CMOS technology. Scale, the crystal size corresponds to the SOC storage development, system-on-chip (SOC), remittent by the variety of transistors raised. Overall, the variety of transistors within the number of transistors on a chip of data is used for numerous functions. they have economic, low energy consumption to promote the style capability to increase, low power consumption and very little memory as a result of it plays a very important role for the expansion of the overall energy consumption device style parameters enjoying tight leak power devices. though it will be used any bit of the flip-flop - touch the SRAM-type semiconductor SRAM: this memory is turned off to the loss of knowledge within the standard sense. it's accustomed compare the results of the memristor SRAM and SRAM. The calculation is easy memristor SRAM and SRAM primarily based on the style parameters in 45nm technology, the Cadence tool In recent years, there has been a growing demand for low-power devices, because of the actual fact that the growth of CMOS technology. Scale, the crystal size corresponds to the SOC storage development, system-on-chip (SOC), remittent by the variety of transistors raised. Overall, the variety of transistors within the number of transistors on a chip of data is used for numerous functions. they have economic, low energy consumption to promote the style capability to increase, low power consumption and very little memory as a result of it plays a very important role for the expansion of the overall energy consumption device style parameters enjoying tight leak power devices. though it will be used any bit of the flip-flop - touch the SRAM-type semiconductor SRAM: this memory is turned off to the loss of knowledge within the standard sense. it's accustomed compare the results of the memristor SRAM and SRAM. The calculation is easy memristor SRAM and SRAM primarily based on the style parameters in 45nm technology, the Cadence tool.

Keywords—component; formatting; style; styling; insert (key words)

I. INTRODUCTION

Later on, the interest for compact gadgets, for example, phones, PCs, PDAs, instruments and electronic frameworks is expanding in the field of scratch pad. Low-power gadgets, the framework is included, and the framework utilizes memory to store information. One kind of SRAM memory. The SRAM cell shouldn't be invigorated with the specialized and unpredictable properties, which implies that when associated with the force flexibly, the information is utilized as force information to cover different characteristics of the SRAM by which the utilization of the transistor is lost to a piece on the framework memory chip (SOC) Put away, and diminished inactivity memory between processors. These focal points of SRAM are utilized to create compact frameworks, so low force SRAM is exceptionally requesting in convenient gadgets, so this record depends on the memristor SRAM. This article is expected for 6T SRAM. Memristors are utilized to grow low-power SRAM. The memristor is a latent electrical component with two closures of the nonlinear variable resistor otherwise called the review. The related electrical burden and the connection attractive motion are a sure time span. The memristor opposition relies upon the extent and extremity of the voltage applied to it. It has voltage and current, which is like the non-direct connection between the memory gadgets. The utilization of basic SRAM memristor innovation lessens in general force and vitality leakage.

A. Memristor

Memristors have various aspects. A memristor can be considered as the hypothetical missing crucial component initially proposed by Leon Chua in 1971 [1]. This hypothetical gadget is a resistor with differing opposition, where the obstruction changes as indicated by the charge disregarded through the memristor its whole history.

International Journal of Advances in Engineering and Management (IJAEM)
Volume 2, Issue 6, pp: 93-96 www.ijaem.net ISSN: 2395-5252

Chua stretched out the hypothesis of memristors to 'memristive gadgets' in 1976 with his understudy, Steve (Sung Mo) Kang [2]. A memristive gadget is essentially any resistor with an opposition that solitary changes because of the voltage over the gadget or, on the other hand, the current coursing through the gadget. Since the opposition doesn't change when there is no voltage applied over the gadget, memristive gadgets are non-unstable. It is worthy to utilize the term 'memristor' to depict a 'memristive gadget

Fig 1. Memristor symbol

Since Hewlett Packard Labs reported the manufacture of a working memristor by electrical conduction in titanium oxide (TiO2) in 2008 [3], it has gotten well known to interface distinctive physical wonders of resistive exchanging with the term memristor. These gadgets incorporate a huge assortment of oxides, likewise named Resistive Slam (RRAM). Extra developing memory gadgets (e.g., Stage Change Memory and STT-MRAM) may likewise be considered as memristors since these gadgets are fundamentally non-unpredictable two-terminal gadgets with differing opposition. In this article, memristors are considered in their broadest significance—any two-terminal gadget with memory ability, which is spoken to by a shifting obstruction. A variety of TiO2 memristors and a schematic of the physical structure of a solitary gadget.

B. VTEAM MODEL

The VTEAM model depicts the conduct of memristor actualized in Verilog-AMS and utilized through Cadence Virtuoso Analog Design Environment for reenactments. Contingent upon application the memristor attributes may differ. In this examination, an accessible scientific model – VTEAM model is utilized. This is adaptable and has explicit application in memory and can likewise fit to other handy memristive gadget. It is sensibly precise and computationally proficient, and is more fitting for circuit reenactment.

VTEAM model which is a novel memristor model, which not exclusively being adaptable yet satisfy variable limit voltage necessity which is helpful for memory design. Memristors having such component shows better execution and being dependable for memory activity, on the grounds that for such application the applied force or voltage over every cell of memory design is fixed. The technique of killing memristor is inconsequential to the variable obstruction. For the scientific displaying of memristor the state variable is characterized as the proportion of its conductive or resistive part concerning its physical length. From the physical model the state is characterized as w/D for example proportion of doped locale (w) to the entire length of memristor (D), and this standardize the conductive idea of memristor. The state variable subsidiary [in VTEAM model is characterized as follows:

$$\frac{dw}{dt} = \begin{cases} k_{off} \cdot \left(\frac{v(t)}{v_{off}} - 1\right)^{\alpha_{off}} \cdot f_{off}(w), & 0 < v_{off} < v \\ 0, & v_{on} < v < v_{off} \\ k_{on} \cdot \left(\frac{v(t)}{v_{on}} - 1\right)^{\alpha_{on}} \cdot f_{on}(w), & 0 < v_{on} < v \end{cases}$$

Where, αoff, koff, αon, kon are constants while voff, von are limit voltages. The capacities fon(w) and foff(w) go about as window capacities, restricting the state variable existing in the cutoff points w ϵ[won, woff].

C. Memristor Based 6T SRM cell

Fig.2. Memristor Based 6T SRM cell

A new approach towards the planning of memristor primarily based memory cell victimization combination of MOS (Metal-Oxide Semiconductor) and memristor is planned. the main advantage of the planned cell is in terms of energy and thus, power as compared with previous work. The nonlocalizable feature of the memristor is exploited for planning of memory cell within the planned theme creating it a lot of enticing for the non-volatile memory style.

During write operation, the arrangement of the cell is such the 2 memristors M1 and M2 are connected (with opposite polarity) asynchronous during a complementary resistance switch structure (or complementary memristor structure). By this arrangement the state one} of the memristor (w/D) is at 1 and therefore the state of the opposite memristor (w/D) is at zero consistent with the voltage levels applied. For write operation, if a touch is to be

International Journal of Advances in Engineering and Management (IJAEM)
Volume 2, Issue 6, pp: 93-96 www.ijaem.net ISSN: 2395-5252

written, the RD signal is driven LOW and therefore the Comb signal is driven HIGH. thanks to this arrangement following circuit of Fig. 5.1(b) is made. The voltage level across the 2 memristors is (VD-VDD/4). consistent with the voltage applied at terminal

(D) the voltage across memristors is either positive (when VD is VDD) or negative (when VD is 0V). The arrangement of the cell is such the modification within the memristance of the 2 takes place in wrong way. For Write '0' operation, the voltage applied at terminal 'D' is zeroV that build the state of memristor M1 to change from 0 to 1 whereas the state of memristor M2 is switched from 1 to 0. throughout this operation, the voltage at the intermediate node Vi comes resolute be around VDD/4. For Write '1' operation the voltage applied at terminal 'D' is VDD that build the state of memristor M2 to change from zero to one whereas the state of memristor M1 is switched from 1 to 0. throughout this operation the voltage at the intermediate node, Vi comes resolute be around VDD/2. During read operation the 2 memristors are still connected nonparallel. For performing arts browse operation the gate voltage of T1, Comb signal is driven HIGH and also the voltage at the intermediate node is browse out by turning on the junction transistor T2, by applying HIGH voltage at its gate terminal RD. thanks to this arrangement following circuit .The keep voltage at intermediate node in line with electrical device divider rule .

II. SIMULATION RESSULTS



Fig. 3. write operation

Write mode

During the first write cycle, '0' was written to cell by driving the gate signal, Comb HIGH of transistor T1 and a voltage of 0V is applied at the D terminal of the cell. Write '0' cycle starts from 20ns and during this, the memristor M1 attains state '1' and M2 attains state '0'. In the next write cycle, '1' was written to the same cell from 22 ns and to achieve this, a voltage level of VDD is applied at the D terminal. During this M1 switches from state "1" to '0' and M2 switches from state '0' to '1'.

Read mode

Read operation is performed after write operation has been done successfully. This need to be non-destructive i.e. it must not change the states of the memristors which will alter the previously held data.



Fig .4 Read operation

For attaining this, proper voltage is applied across the memristors and also by selecting appropriate value of threshold voltage VT,ON and VT,OFF. The memristor will not change its state until the voltage across it is greater than the threshold voltage. To read out the stored data the gate voltage signal of T1 (Comb signal) and T2 (RD signal) are driven HIGH also a voltage of VDD/2 is applied at the D terminal of the cell. After writing "0" read operation is performed and the voltage of the intermediate node, Vi is read out and it comes out to be close to (VDD/4) LOW level of the cell. Similarly, after writing "1" from 40ns read operation is performed again on the cell and during this time it comes out to be close to 0.5 (VDD/2) HIGH level of the cell. Thus, the cell shows that the read and write operations are happening successfully.

III. CONCLUSION

The proposed memory is designed using cadence virtuoso design tool with 45nm technology. It allows to design and simulate an integrated circuit at physical description level. The proposed designed Memristor based 6T SRAM cell with VTEM technique. It is non-volatile in nature because of memristor. It increases the read and write operations speed, consumes less power. SRAM takes large part of power & area, therefore to improve power & speed

here we are designing Memristor based SRAM. Conventional 6T SRAM cell and Memristor based 6T SRAM cell at 45 nm technology was designed and was determined which SRAM is better based on operation performance. According to result analysis and graphs it is concluded that Memristor based 6T SRAM cell is better than the simple 6T SRAM cell.

REFERENCES

[1]. L. Chua, "Memristor-The missing circuit element," in IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep 1971.

[2]. D. Struckov, G. Snider, D. Stewart, and R. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80–83, May 2008.

[3]. S. Kvatinsky, K. Talisveyberg, D. Fliter, A. Kolodny, U. C. Weiser and E. G. Friedman, "Models of memristors for SPICE simulations," Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, Eilat, pp. 1-5, 2012.

[4]. H. J. B. da Costa, F. de Assis Brito Filho and P. I. de Araujo do Nascimento, "Memristor behavioural modeling and simulations using Verilog-AMS," Circuits and Systems (LASCAS), 2012 IEEE Third Latin American Symposium on, Playa del Carmen, pp. 1-4, 2012

[5]. S. Kvatinsky, E. G. Friedman, A. Kolodny and U. C. Weiser, "TEAM: ThrEshold Adaptive Memristor Model," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 1, pp. 211-221, Jan. 2013.

[6]. S. Kvatinsky, M. Ramadan, E. G. Friedman and A. Kolodny, "VTEAM: A General Model for Voltage-Controlled Memristors," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, no. 8, pp. 786-790, Aug. 2015.

[7]. Y. Ho, G. M. Huang and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," 2009 IEEE/ACM

[8]. International Conference on Computer-Aided Design - Digest of Technical Papers, San Jose, CA, pp. 485- 490, 2009.

[9]. P. Junsangsri and F. Lombardi, "Design of a Hybrid Memory Cell Using Memristance and Ambipolarity," in IEEE Transactions on Nanotechnology, vol. 12, no. 1, pp. 71-80, Jan. 2013.

[10]. S. S. Sarwar, S. A. N. Saqueb, F. Quaiyum and A. B. M. H. U. Rashid, "Memristor- Based Nonvolatile Random Access Memory: Hybrid Architecture for Low Power Compact Memory Design," in IEEE Access, vol. 1, no. , pp. 29-34, 2013.

[11]. P. Junsangsri, Jie Han and F. Lombardi, "A memristor-based memory cell with no refresh," 14th IEEE International Conference on Nanotechnology, Toronto, ON, pp. 947-950, 2014.

[12]. V. S. Baghel and S. Akashe, "Low Power Memristor Based 7T SRAM Using MTCMOS Technique," 2015 Fifth International Conference on Advanced Computing & Communication Technologies, Haryana, pp. 222-226, 2015.

[13]. K. Elissa, "Title of paper if known," unpublished.

[14]. R. Nicole, "Title of paper with only first word capitalized," J. Name Stand. Abbrev., in press.

[15]. Y. Yorozu, M. Hirano, K. Oka, and Y. Tagawa, "Electron spectroscopy studies on magneto-optical media and plastic substrate interface," IEEE Transl. J. Magn. Japan, vol. 2, pp. 740-741, August 1987 [Digests 9th Annual Conf. Magnetics Japan, p. 301, 1982].

[16]. M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989.