

Design of QC LDPC Code Encoder using Dual Diagonal Matrix

Kumari Kaushiki, Mohd Salman, Mohit Yadav, Megha Gupta,

B.Tech Student, Noida Institute of Engineering and Technology, Greater Noida,

B.Tech Student, Noida Institute of Engineering and Technology, Greater Noida,

B.Tech Student, Noida Institute of Engineering and Technology, Greater Noida,

B.Tech Student, Noida Institute of Engineering and Technology, Greater Noida,

Submitted: 05-06-2021

Revised: 18-06-2021

Accepted: 20-06-2021

ABSTRACT—This paper presents an efficient encoding method and a high-throughput low-complexity encoder architecture for quasi-cyclic low-density parity-check (QC-LDPC) codes using dual diagonal matrix. Low Density Parity Check (LDPC) codes are one of the block coding techniques that can approach the Shannon's limit within a fraction of a decibel for high block lengths. These constructed codes are simulated to make the performance evaluation. The key interest of this research work was to inspect the performance of LDPC codes.

Keywords: quasi-cyclic LDPC code; Shannon's limit; encoding

I. INTRODUCTION

In 1948, Claude E. Shannon demonstrated in his paper [1] that data can be transmitted up to full capacity of the channel and free of errors by using specific coding schemes. In 1962, Robert Gallager proposed the new coding technique, Low Density Parity Check (LDPC) codes. For executing these codes, a huge measure of figuring power is required because of high intricacy and prerequisites of memory for encoding/unraveling tasks. So, for almost thirty years the work done by Gallager was ignored until in 1996, David Mackay introduced turbo codes.

D.Mackay showed that LDPC codes could approach The Shannon's limit. When perfectly decoded using iterative decoding techniques LDPC codes does remarkable performance near Shannon's limit.

LDPC codes are a linear block code and are most widely used types of forward error correction codes in digitalcommunication system. It is perceived by a very sparse parity-check matrix. This implies that the parity-check matrix has an

exceptionally low grouping of 1's in it. That's the reason why it is called as Low-Density Parity Check code. The sparseness of LDPC code is the trademark which can lead to great execution as far as in terms of bit error rates.


LDPC codes are the most favored sort of codes for viable applications in communication and storage system. It gives detection or rectification of the errors which happen in a correspondence through a noisy quantum channel. LDPC codes are known as practical class of classical error correcting codes because of its minimal representation and good execution, particularly for short code lengths. Its characterization is effectively testable for not just hypothetical use yet in addition for computer experiments. It provides high performance error-correction scheme. LDPC codes are promising contender for future generation wireless communication principles.

These codes can be obtained by a discrete mathematical characterization for module.

Gallager promulgate the presence of the class of LDPC codes but in any case, he didn't give the through how to generate the parity-check matrix. It is also called the 'H' matrix. There are numerous techniques proposed by different scientists for generation of parity-check matrix. Those methods incorporate:-

- Random generation subject to constraints
- Density Evolution
- Finite Geometry

These are various ways to examine parity-check matrix when generating it. It includes minimum distance, cycle length and linear independence.



II. BACKGROUND

A. QC-LDPC CODES

The parity check matrix of QC-LDPC codes can be portrayed as a base parity check matrix. The digit of the base parity check is

H1												H2											
13	46	80	66	4	74	7	30	76	52	37	60	-	46	73	31	74	73	23	-	1	0	-	-
69	63	74	56	64	77	57	65	6	16	51	-	64	-	68	9	48	62	54	27	-	0	0	-
51	15	0	80	24	25	42	54	44	71	71	9	67	35	-	56	-	29	-	53	0	-	0	0
18	29	36	41	44	56	59	37	30	24	-	65	4	65	52	-	4	-	73	52	1	-	-	0

Base Parity Check Matrix of QC-LDPC Codes

Code Rates	1/2, 2/3, 3/4, 5/6
Codeword Block Lengths	648, 1296, 1944
Sub-matrix Sizes Z	27, 54, 81

QC-LDPC Code Parameters

Matrix demonstrates the right cyclic shift values of the identity $Z \times Z$ square sub-Matrix. The dash '-' demonstrate the zero one. The QC-LDPC encoder needs to support 4 codes rate, i.e., 1/2, 2/3, 3/4 and 5/6, and 3 codeword block lengths, i.e., 648, 1296 and 1944. To support 3 codeword block lengths, sub-matrix sizes Z are characterized as 27, 54 and 81. 12 base parity check matrices are characterized to help 4 code rates and 3 codeword block lengths.

B. Linear Encoding Process

The base parity check matrix can be divided into the two sub matrices. Let $H = [H_1 H_2]$ be the apportioned base parity check matrix, where H_1 is an $(N-M) \times M$ sub matrix, and H_2 is an $(N-M) \times (N-M)$ matrix. Let $c = [m p]$ be a codeword block, where m and p demonstrate the

data bit sequence and parity bit sequence respectively. From the property that the right codeword fulfils the parity check equation, the parity bit sequence p can be determined as follows,

$$H.C^T = H_{1,m}^T + H_{2,p}^T = 0,$$

$$P^T = H_2^{-1} \cdot H_{1,m}^T$$

III. METHODOLOGY

Above all it's important to understand LDPC codes also, what is dual diagonal matrix.

Quasi-cyclic low density parity check codes are characterized by a sparse matrix. It has got

a lot of consideration as a forward error correction code since they have astounding error correcting performance. QC-LDPC encoder gives high throughput and a viable rate. Small number of clock cycles must be acted in encoding process to accomplish high throughput. The LDPC encoders can uphold different code rates and codeword block lengths.

The LDPC encoder can give 3.34 Gbps throughput. For effective QC-LDPC encoder, it considers four kinds of rotate-left-accumulator circuits. The arrangement of QC-LDPC code's parity check matrix is by ZxZ square sub matrices. Each sub matrix is a identity matrix with a cyclic shift or zero matrix. Data bit sequence is increased by the parity check matrix during an encoding process. In parity check matrix, ZxZ square sub matrix is duplicated to the one $Zx1$ sub arrangement of the data bits. The argumentation can be executed by a cyclic shifter because of the cyclic shift property of the sub-matrix. Numerous cyclic shifters are needed to accomplish high throughput. This is the explanation why the plan of cyclic Shifter is a significant issue in QC-LDPC encoder.

Here, we propose a high throughput QC-LDPC encoder by embracing the double inclining network. In the light of double slanting lattice, we propose high throughput QC-LDPC encoder plan. The objective of the encoder configuration is to utilize a smaller number of rationale components. The proposed encoder is likewise rate feasible to help different code rates and codeword block lengths.

$$H = \begin{bmatrix} P_{0,0} & P_{0,1} & P_{0,2} & \dots & P_{0,n-2} & P_{0,n-1} \\ P_{1,0} & P_{1,1} & P_{1,2} & \dots & P_{1,n-2} & P_{1,n-1} \\ P_{2,0} & P_{2,1} & P_{2,2} & \dots & P_{2,n-2} & P_{2,n-1} \\ \vdots & \vdots & \vdots & \dots & \vdots & \vdots \\ P_{m-1,0} & P_{m-1,1} & P_{m-1,2} & \dots & P_{m-1,n-2} & P_{m-1,n-1} \end{bmatrix}$$

The QC-LDPC codes are symmetric which are most recent and gives high throughput. It encodes a size $k,s = (s_0,s_1,\dots,s_k)$ data block which is of $l)$ T of size into a codeword vector $c n,c = (s_0,s_1,\dots,s_k-l)T$, by adding $n-k$ parity bits obtained so that it should fulfill the condition given below,

$$H \cdot c = 0,$$

Where H is parity check matrix.

At that point the matrix H is divided into two region. H_s is the sub-matrix for region where systematic bits are increased and H_p addresses the

a. Encoding of LDPC Encoder

It includes two tasks :-

1. Construct a sparse parity-check matrix
2. Generate codeword using this matrix.

In encoding process, development of parity check matrix is very important. They assume essential part in the plan of LDPC encoder. We have utilized dual-diagonal parity check matrix for the LDPC encoder. The principle benefit of utilizing dual diagonal matrix is that it diminishes the intricacy in the interaction of calculation. In can address the intricate codes without any problem.

b. QC-LDPC codes with dual diagonal parity structure

QC-LDPC codes having long codes can be encoded with low complexity. Utilizing shift enrolls, the encoder of QC-LDPC codes can be carried out. In this execution encoding would be directly corresponding to the code length. The parity check matrix H can be divided into square sub-blocks of size ZxZ in QC-LDPC code. In it we take three sub-block measures as $Z = 27, Z = 54, Z = 81$. At that point i,j be ZxZ zero sub block or identity matrix I with change which is situated at I-th line and j-th segment with k occasions. Cyclic shift is $0 < k < Z$ to one side. Parity check matrix H with fundamental sub-block matrices P, $mZxnZ$ is characterized as,

region where parity part of codeword is multiplied to H matrix such an extent that,

$$H = [H_s H_p]$$

The parity of bit of matrix H_p can be further decayed into two sub matrices as

Where

0 is identity matrix $[ZxZ]$ with zero cyclic shift. Vector like sub matrix H_p is made out of weight-3 columns

h_0 is the cyclic shift at first row.

Thus, matrix H_p turns into a dual-diagonal structure.

C. Encoding procedures for QC-LDPC codes

Because of high value for codeword length(n), LDPC coding presents computational overhead and consequently the increasing complexity during the process of encoding a LDPC encoder. LDPC computational overhead is proportional to $m \times r \times m$. As n increases, the overhead increments fundamentally.

Richardson found the technique to beat this issue. The measure of calculation needed in encoding was decreased by this technique. Dual-diagonal parity structure has significantly diminished the encoding complexity so that computational overhead is proportional to n . We will contrast our proposed encoding plan with Richardson's plan.

D. Conventional efficient encoding scheme

Richardson, et al proposed the effective encoding plan in which H is expected as lower triangular structure. The parity check matrix H is in the structure,

$$H = \begin{pmatrix} A & B & T \\ C & D & E \end{pmatrix}$$

Where,

$$A = Z^{(m-1)} \times Z^{(n-m)}$$

$$B = Z^{(m-1)} \times Z$$

$$T = (m-Z) \times (m-z)$$

$$C = Z \times Z^{(n-m)}$$

$$D = Z \times Z$$

$$E = Z \times Z^{(m-1)}$$

The sub matrices A and C relates to symmetric part H_s and under H_p sub matrices B, D, T, E comes. At that point vector h_p becomes,
 $H_p = [B^T D^T T^T]^T$

T is the lower triangular with identity matrices along the diagonal and every one of the sub matrices are sparse.

The matrix H is summed up with vector c then we get the equation,

$$As + Bp_0 + Tp_1 = 0$$

$$(-ET_1A + C)s + (-ET_1B + D)p_0 = 0$$

Where,

$$-ET''' = Z \times Z \text{ sub-block.}$$

It is acquired by sub-block addition operation (for example $I - I + I - I \dots - I + I$) which aggregates segments of sub-matrix A . Note that,

$$-ET - 1B + D = I$$

Since addition of all sub-block matrices at weight-3 piece of matrix H_p recommended in guidelines, for example, [1] result just $Z \times Z$ character network I . Solving Equation prompts direct arrangement of equality vectors p_0 and p_1 Thus, every parity bit vectors can be actuated as,

$$p_0 = (-ET - 1A + C)s$$

$$Tp_1 = As + Bp_0,$$

p_0 is obtained through accumulation of input bits. For p_0 to get p_1 , block accumulation done misusing dual-diagonal lower triangular matrix T .

IV. PROPOSED ENCODING SCHEME

In the proposed plan of Encoder, we have decreased the number of logic components. An encoder has different code rate. It could be $1/2, 2/3, 3/4, 5/6$. As we probably are aware code rate and code word is a significant piece of encoding. Figure appeared the following is the block diagram of LDPC encoder.





Diagram of Encoder

In our proposed LDPC encoder we have favor the code rate $5/6$. It is liked to procure less region. Proposed encoder can utilize less region. Number of logic components utilized in the proposed encoder is lower than conventional encoder. The proposed encoder secures less complexity as age and estimation of the parity matrix is going on all the while. As both age and computation are going all the while, it saves time of calculation. The proposed encoder is likewise rate viable rather in customary encoder first moving is accomplished for creating the parity matrix then after parity calculation was done and it procures a great deal of calculation time and builds the intricacy. It comprises of just two matrices in which one is diagonal matrix and other is cyclic shift which further partitioned in sub matrices. Sub-blocks are of 16×16 . That is the reason it comprises 24 matrices in vertical direction and 120 matrices

in horizontal direction. The computation done in the proposed encoder is block-wise so that we can utilize less registers and a smaller number of logic components. For the computation of circular shift matrix, we use rotator in the proposed encoder. So, calculation complexity will be less. Information utilized in the proposed QC-LDPC encoder is 120x16 bits. Input data(K) taken for the proposed encoder is 1920 bits. Encoder (N) is of 2304 bits. Consequently, we get the equality pieces of 384 bits.

Parity bits (M) = Encoder (N)- Input data (K)




Schematic diagram of the encoder

Figure above is the schematic graph of the encoder. The codes are applied to produce the QC-LDPC codes. The quantity of LUTs utilized is 7

and time delay is 1.46ns. Cyclic shifter is utilized to lessen the complexity of the calculation. Results demonstrate that the proposed QC-LDPC Encoder is utilizing a smaller number of logic components and lessens the complexity of the calculations.

V. RESULT AND ANALYSIS


The proposed QC-LDPC encoder utilizes a smaller number of logic components and diminishes the complexity of the calculation. Calculation was done block wise, and this shows the outcome in lessening the quantity of logic components. In this proposed encoder creating of parity bits and computations are finished at the same time. This likewise saves time of calculation as both cycle is going on all the while. The figure appeared beneath shows the synopsis of the gadgets utilized in the planning of the QC-LDPC codes. Cyclic shifter is utilized to reduce the complexity of the calculation. Results demonstrate that the proposed QC-LDPC Encoder is utilizing a smaller number of logic components and reduces the complexity of the calculations. The codes are applied to create the QC-LDPC codes. The quantity of LUTs utilized is 7 and time delay is 1.46ns.




Summary of device used

Parameters	Base	Proposed
No. of logic components	11399	3363
No. of RAM used	According to the code rate used	2


Comparison between Base and Proposed



Representing the utilization of the device



RTL Schematic design of encoder



Signal	Delay (ns)
clk	0.000
data	0.000
enable	0.000
...	...

Estimated delay report

VI. CONCLUSION

In this paper, we proposed a QC LDPC encoder which utilizes a smaller number of logic components. By utilizing the dual-diagonal matrix in the proposed encoder we have decreased the complexity of the system. As the age and the calculation of the parity check matrix is going on all the while in the proposed encoder as opposed to first create the parity check matrix and afterward

compute it. It saves time. Uses of cyclic shifter and rotator helps in calculation and the proposed QC LDPC encoder utilizes a smaller number of logic components. The delay time of the proposed encoder is 1.46 ns.

ACKNOWLEDGMENT

We feel immense pleasure to acknowledge our gratitude to all the people involved in

successful completion of this project. We express our deep sense of thanks and gratitude to our project guide Miss Swarnima (Assistant Professor, ECE Department, NIET) who devoted valuable time for this project, giving the motivational guidance during the entire preparation of this assignment. Her significant ideas, inspirational help and timely help demonstrated to be very productive.

We would like to express gratitude toward Dr. V.K. Pandey, (HOD, ECE Department, NIET) for his kind and supportive nature and throughout encouragement during our dissertation work.

REFERENCES

- [1]. Swarnima, "QC LDPC Code Encoder Using Dual Diagonal Matrix" , International Journal for Research in Engineering Application & Management (IJREAM), 2018 .
- [2]. R.G. Gallager, "Low-density parity-check codes", IRE Trans.Inf. Theory, Vol.IT-8, No.1, pp.21-28, 1962.
- [3]. D.J.C. MacKay and R.M. Neal, "Near Shannon limit performance of low-density parity-check codes", IEEE Electron. Lett, Vol.32, pp.1645-1646, 1996.
- [4]. Alaa Aldin Al. Hariri, Fabrice. Monteiro, Loic. Sieler, et al.,"Configurable and high-throughput architectures for quasi cyclic low-density parity-check codes", 21st IEEE International Conference on Electronics, Circuits and Systems, pp.790-793,2014.
- [5]. Ming Zhao and Liang Li, "Online high-speed programmable quasi-cyclic LDPC code encoder structure", J TsinghuaUniv.(Sci &Tech), Vol.49, No.7, pp.1041-1044, 2009.
- [6]. J.M.R. Vaz and J.A.B. Gerald,"A fast LDPC encoder/decoder for small/medium codes", Micro electron. J. Vol.44, No.10, pp.888-896, 2013.
- [7]. Huxing Zhang and Hongyang Yu, "Multi-rate QC-LDPC encoder", IEEE Circuits and Systems International Conference on Testing and Diagnosis, pp. 1^1, 2009.
- [8]. Hemesh Yasotharan and Anthony Chan Carusone,"A flexible hardware encoder for systematic low-density parity-checkcodes",52nd IEEE International Midwest Symposium on Circuits and Systems, pp.54-57,2009.
- [9]. Jeong Ki. KIM, Hyunseuk. YOO and Moon Ho. Lee, "Efficient encoding architecture for IEEE 802.16e LDPC codes,"IEICE Trans. Fundamentals., Vol.E91-A, No.12, pp.3607-3611,2008.
- [10]. Ahmed.Mahdi and Vassilis. Paliouras,"A low complexity - high throughput QC-LDPC encoder", IEEE Trans. Signal Process.Vol.62, no.10, pp.2696-2708,2014.