

# **Dynamic Field simulation for Real-Time Computers through Field Signal Simulator**

A.K. Asthana<sup>\*</sup>, Dr. S. Vishwanadha Raju<sup>\*\*</sup>, Sri Lakshmi

Peyyala

\* Ex. General Manager, Control and Automation Group, ECIL, Hyderabad, India \*\* Professor, SIT-JNTUH, Hyderabad, India \*\*\* Technical Manager, ECIL, Hyderabad, India

Submitted: 01-03-2022 Revised: 10-03-2022 Accepted: 12-03-2022

#### **ABSTRACT:**

Real-TimeComputer(RTC)Systemconsisting of Fault-Tolerant dual redundant VME busbasedsystems (VME-1 and VME-2) with Switch over Logic Circuit (SOLC) and its associated IFMs,

SCMs, PS, etc. EachVME system consists of an ED20-

CPUcardanditsassociated input/outputcards.TheI/O status shall be indicated by LEDs. VME system receives the inputs through SCMs / IFMs fromField Signal Simulator (FSS). Outputs generated from VME systems are connected to the FSS throughSOLS. Simulation Software completely tests the systems by simulating field inputs to all the channelsof each card present in VME bins. The software also checks the healthiness of each card at every

 $scan interval and sends the information to {\tt DisplayStatio}$ 

The control and Instrumentation(C & I) Systemin a typical Power Planthas three layers. Thelowerlayeristhesensorsand final ControlElements,themiddlelayeristheControlEquip mentlayer

&theuppermostlayersaretheDataAcquisition&Super visionControlComputerSystems,ControlPanels,and OperatorConsoles.

The C&I subsystems of the Nuclear Power Plant(NPP) are categorized as Safety Critical, Safety-Related, and Non-SafetySystems. Safety-

There is a Switch OverLogic System (SOLS) which allows the outputs of VME system-1 or VME system-2 to drive Final Control Elements.

Each VMEsystem consists of an ED20-CPUcardwhichisbasedonanMC68020processor and a variety ofI/O cards for AnalogInputs (AI), Digital Inputs (DI), Analog Outputs(AO), and Relay basedDigital Outputs (ROP)cards, etc. The status of each I/O is indicated byan LED provided on the front fascia panel of thecard. nusingTCP/IPprotocolwith10/100Mbps.

RTC systems are used for control & process systems and simulation techniques are used to achieveautomation by testing these RTC systems. It also includes RTC hardware and the software used forcontrol applications.RTC Systems are deployed to checkPlant Systems conditions and generateauthorizationoutputswhenalltheconditionsa resatisfied.

#### **KEYWORDS:**

Real-

TimeComputers,DynamicSimulation,FieldSignalSi mulator(FSS),Fault-TolerantSystems,C&ISystems.

## I. INTRODUCTION

RelatedSystemsoftheControlEquipmentlayerconstit uteamajorportionoftheSignalProcessingElectronicS ystemsinaplant.

BecauseoftheSafetyassociatedwithSafety-

RelatedSystems,theseSignalProcessingElectronicSy stemsareconfiguredasFault-Tolerant Dual Redundant Real-Time Computers(RTC)systems.RTCsystemsareVMEbusbased systems (calledVMEsub-system-1andVMEsub-system-2).

Simulator,testingisatediousprocess.Tosimulate these heterogeneous systems we need aField Signal Simulator to feed different types of inputs are like 0.5V to 9.5V DC, 4-20mA, PotentialFree Contact, etc., and to generate outputs formonitoringonDisplayStationandProcessCompute r.



# **1.2** ExistingMethodologyofTesting:

The existing simulator is used as a passive simulator with Switches being provided for simulating Digital Inputs, Potentiometers for Analog Inputs, and

for generating Digital Output LED were provided, and

## **1.3** ProposedMethodologyofTesting:

DPMsforAnalogOutputs.Usingapassivetestjig,itwas a very tedious process to test the RTC systems for all input conditions and time-consuming. A dynamic simulation technique was therefore proposed and a facility was established for this purpose. The proposed system is described below.



## FIGURE1:SOLSSystem

TheSwitch OverLogic Systemreceivestheoutputs of VME system-1 and VME system-2 on'NO'&'NC'pinsofchangeovercontactsoflatching relays. Depending upon whether system-1 is active or system-2 is active the outputs arepassed on to the system output thru the commonPin 'C' of the latching relays. The SOLS system has a Logic Card that keeps track of the healthiness of VME system-1 and VME system-2and also which system decides is active. It drivesthelatchingrelaysonSOLSRelaycards.Accordi ngly, the contacts of latching relays areusedtoprovideoutputtothefield.

#### **1.1 ProblemDefinition:**

The Signal Processing Electronic System consists an ED20 CPU card and a combination of I/Ocardstomeetthesystemfunctionalityandtoanalyze theperformance.Toverifythefunctionality and performance of the system weneedtotestthesystemthoroughly.Withoutthe This paper introduces Simulation Techniques tosimulate VME RTC Systems with Field SignalSimulator (FSS). FSS can simulate any type ofInputsignallike0.5Vto9.5VDC,4-20mA,PotentialFreeContact.InputscanfeedonSimul atortoVMEI/Ocardsandgeneratereliableoutputstom onitoronDisplayStation(DS).It also implements Simulation software forautomatingtheTestingProcess.TheVMEsystem software has to scan all analog and digitalinput signals, receive the soft inputs/commandsfrom the Process computer. RTC System statussignals are to be sent to Process Computer and Display Station. Each VME subsystem has a dualEthernet link, which communicates with DS andFSS using TCP/IP protocol with 10/100Mbps.Figure.2showstheconnectionsbetween FSSandRTCsystems.





FIGURE 2:FSS forVME-RTCsystem testing

The system shall satisfy the following requirements:

- Scanalltheinputsignals including softsignals
- CheckdiagnosticsofVMEsystem
- Systemoperationcycle(scantime)is1sec
- Softwareshallrunindependentlywithoutanyoper atingsystem
- Latchestheoutputs

VME system receives the inputs through SCMs,IFMs from FSS. Outputs generated from VMEsystems are connected to the FSS through SOLS.SimulationSoftwarethoroughlytestsbysimula ting field inputs to all the channels of eachcardpresentinVMEbins.VMEapplicationprogra ms are fused fed into the EPROM of theED20-CPU card.Thesoftwarealsosendstheinformation on the healthiness of each card to theDisplayStation.

# II. FAULT-TOLERANTARCHITECTURE:

RTC system is built-in fault-tolerant architecture.There is a provision to duplicate each of the inputsignals using Signal Conditioning Modules. TheSCM's also provide Field Signal isolation as wellasisolationbetween outputltooutput-

2. The duplicated signalis connected to the two VME systems.

Both the subsystems do the processing per the required logic and route the outputs torouting logic. When the hardware and softwarefunctionproperlythenthehealthinessofthatp articular

subsystemisfedtoSOLCwhichinturndirectstheroutin glogictoroutethesubsystem'soutputs.Duringinitialp ower 'ON', when both the subsystems are healthy then VME-subsystemloutputshallberoutedtothesimulator. When VMEsubsystem-1 fails, VME-subsystem-2shallberouted.WhenVME-subsystem-

1becomeshealthythenalsoVME-subsystem-2

outputs shall be routed, there shallnot be any change over from one subsystem toanothersubsystemunlessthesubsystemfails.Whenb oththesubsystemsfail,thefail-

 $safe output shall be routed to the {\it Simulator}.$ 

The healthiness of ED20-CPU and I/O boards arechecked in a 1-sec scan interval and updated theoutputsandsentthedatatotheGUIdisplaystationthr oughEthernet. When the cards are healthy then the systems hall generate two potential-

freecontactoutputsassystemshealthinessthat gotoSOLC.





FIGURE3: Fault-TolerantArchitecture

# III. VME SYSTEM CONFIGURATION

VME (Versa Modular Euro) systems are locatedinthisElectronicCabinet.TheycanhandleSafet y-Critical as well as Safety Related signals.In the case of Safety-Critical, it is triplicated &SafetyRelatedisduplicated.Hencedualredundant VME systems with SOLS are used for processing these signals. To connect the field inputsignals to both the VME systems, all digitalinput signals are multiplied using relays with two change-

overcontactsprovidedonIFMs.ForconnectingAnalog signalstoboththeVMEsystems 1:2 Analog signals conditioning modulesare used. Then SCMs have one input and twoisolatedoutputs.OutputsfromboththeVMEsyste ms are connected to OR-ing logic cards ofSOLS, which routes the healthy system's outputstothefield.

TheCabinetconsistsofVME-subsystemlanditsredundantsystemVME-subsystem-2alongwith their associated power supply units. SOLSsystemisalsolocatedalongwithitspowersupply unit. The ED20 and combination of I/Oboards are not hot-pluggable. In case of failure ofany board, power is to be switched off for therespective system, the board is to be replaced andthen power is to be restored for that system. RTCsystem can house any combination of I/O boardsbasedonthesystemrequirements.

Components of the VMES ystems are like:

- VMEBus
- P1-Backplane(VME-Motherboard)
- P2-Backplane(I/O-Motherboard)
- ED20-CPUCard
- AnalogInputCard
- DigitalInputCard
- DigitalOutputCard
- AnalogOutputCard
- Synchro-DigitalConversionCard
- OpticalEncoderInputCardetc...

ComponentsofSOLSSystemare like:

- SwitchOverLogicCard
- ORing LogicCard
- P1-Backplane
- P2-Backplane

The following steps are to be carried out for VME system configuration.

- i. PlacetheproperprogrammedEPROMsin the respective places of the ED20-CPUcard.
- ii. SystemIntegrationTestProcedureprovides the details about the number ofI/O cards required for a particular system.The maximum number of channels thateach cardcansupportisgiveninTable-1.
- iii. SettheI/OcardaddressesintherespectiveI/Ocard throughjumperselection.



I/O Card	No. ofChannels percard		
AnalogInput	30		
DigitalInput	30		
RelayOutput	15		
AnalogOutput	4		
SDCcard	3		
Opticalencodercard	3		

#### TABLE1:I/OCardsCapacity

In a single VME system, only one CPU card and nineteen I/O cards can be populated. Similarly, in the SOLS system, only one SOLC and nine OLC cardscanbepopulatedaccordingly.

# IV. FIELD SIGNAL SIMULATOR

TheComputer-

basedControlSystemacquiresvarioustypesofphysica lparameters,suchastemperature, pressure, flow, strain, position, andspeedusingelectronicequipment/modules/boards

The collected data is sent to a computerfor analysisanddisplay.The control systemsalsotakeaction(control)basedonthedatarecei ved.TurningON/OFFlamps,motors,valves,heaters,a ndfansarecommonfunctionsof control.Sending out voltage, current, digitalwords, pulses, and waveforms are also functions of the Control systems. Embedded softwarer unning in the computer coordinates and executes these functions.

ECIL is equipped with state of art Field SignalSimulator(FSS)toperformthefunctionalandac ceptancetestsbeforesendingthesetypesofequipmentt ovarioussites.

**FIELD SIGNAL SIMULATOR** is designed to simulate the field parameters are like:

1. Thermocouples(K-type)Output

- 2. AnalogOutput(0-10V,0-10mV,0-24Vor 4-20mA)
- 3. AnalogInput(4-20mA)
- 4. DigitalOutput
- 5. RelayInput
- 6. OpenCollectorInput
- 7. LeakDetectionOutput
- 8. RTDOutput
- 9. SynchroOutput
- 10. EncoderOutput

# 4.1 SystemArchitecture

The FSSis housed in standard racks with 19"card frames. The systemoperates on a single-phase230V,50Hz,

ACpowersupply.Theinstrumentation is PXI and VME based, with anIndustrialcomputerforsimulationoffieldsignals.A

high-speed Ethernet link connects theIndustrial computer and the CPU module on thePXI bus. The system is designed to work up to55 degrees Celsius.Battery back-up is providedfor conducting the burn-in tests. Video graphicdisplay, keyboard, mouse, and color printer areconnectedtothePXIbusbasedINTELCPUboard.

## 4.2 DataAcquisition andControl:

The MS Window operating system runs

theIntelPentiumCPU,onwhichtheapplicationsoftwar eisdevelopedusingNationalInstrument'sLABVIEW. Theapplicationsoftware generates the field data for the signalconditioning boards using the hardware modules.The response parameters of the unit under test areread by the CPU.The FSS generates the testreports based on the Accepted Test Procedure oftheUnitUnderTest(UUT).

## 4.3 I/OConnections:

FSSinputsandoutputsareterminatedonterminalblock sinternally.Allthecablesarecolor-coded

andlabeledforeasyidentification. A separate rack is provided for storing the cablebunches, whenever the system is not in use. Allinputs and outputs are available

simultaneously;nomultiplexingofthesignalsisdone.

The maximum number of signals that FSS supports is given in Table -2.

on





FIGURE 4:BlockdiagramoftheunitundertestwithField signalsimulator

# 4.4 FSS Software:



FIGURE5:SwitchonProcedure forFSS Server&Client

FSSsoftwareisgenericsoftwaretosimulateth at field signals for a Computer-based controlandinstrumentationsystem.FSSsoftwarework sinconjunctionwithPXI,VME,andCRIObasedhardw aretosimulatethefieldsignalsfortheComputersbasedc ontrolandinstrumentationpanel.Itsgeneralpurposenatureeasilyextendsitscapabilitiestobuildan dperformspecificUUTtestroutines.

The FSS software is built following a "Client-Server" model. The FSS system consists of a PXIcontroller and twoIPCs. PXI controller servesprimarily as the Server and IPCs as Clients. OneoftheIPCwillbedesignated as the "Development Station". Either the PXIcontrollerortheIPCscanbeusedas"DevelopmentStati



on". It is recommended that PXI-Controllershouldnotbeusedasadevelopmentstationw hile it's running the server software. Likewise, IPCssoftwareshouldnotbeusedasadevelop ment station when it's running the clientsoftware.



FIGURE6: BlockdiagramFieldsignalsimulator

The server software in the PXI-controller runs in the background when it is launched. It should belaunched before any client software is launched. The PXI-Controller can also actasa client in addition to being the server. Thus, we can run the client software on the PXI-controller itself which puts the usage of two IPCs as additional clients, only on an eedbasis.

The following are the major modules of the Clients of tw are:

i) **CreateUUTinfo:**CreateUUTinfoutilityallows the user to create a file that stores theinformation about a Unit under Test like tags,FSSLogicalchannelsused,IPAddresses,Ch annelMapping,etc. ThisutilityreadstheUUT Tag configurationfrom the UUT terminalinfo file. This is an excel file with a defined format. The user will have to enter the Tagsand their terminal information in this file. This utility also reads the UUT Soft Input Info file. This is also an excel file where a user entersthedetails of the soft input.

 ii) I/O Explorer: I/O Explorer allows the user toconfigure, read and write values for each typeofchannel.Userscandirectlyupdatevalueson different channels interfaced with the VMERTC system under the testing and observe theUUTbehaviorandresponsetotheFieldSimulat

edSignal fromFSSSystem.



	antighen d	fates	Server State	Straight (17 - 198	 (heating	144
201240 614544 90 91 91 91 91 91 91 91 91 91 91 91 91 91						

FIGURE7:I/OEXPLORER-HomeScreen

I/O Explorer also helps the user of the system toestablishtheintegrityinsignalconnectivitybetween the FSS system and the UUT. Throughthe I/O Explorer user can set a value on a channelandmeasurethevalueusinganexternalmeasuri ngdevicebeforeconnectingittotheappropriate channel or the terminal of the UUT.This ensures that the right channel of the FSSsystemisconnectedtotheUUT.

The following are the major modules of the Servers of tware:

i) **DAOCore:**Thismodule istheheartof theFSSsoftware.DAOCoreimplementshardwarelevelinteractionwiththePXI,VME,and CRIOwhichconstitutestheFSSsystems. Itcalls the APIs built for the FSSsystems and executes the commands sent bytheClients.DAQCoreisasinglemodulethrough which all interaction with all differenttypes of FSS hardware used in the system ispossible.DAQCoreimplementsacommonI/O read/write errors handling mechanism andit also returns the value that is set through thecommands.



#### FIGURE8:Server-SystemStatus

ii) **CommandRouter:**Theserverhoststhecomman droutermodule.CommandRoutermodule is used for identification of the origin of command for the DAQ Core to execute. After the command is executed by the DAQ Core theresponse is again routed through the



CommandRoutertothesource.Thecommandrout ermodule also sorts the commands from varioussources and segregates them based on the signaltype for the DAQCore to execute. The source of the command could be anywhere.

## 4.5 FSS Server:

on The first FSS server software is launched thePXI-

controller. Theservershould belaunched before launching the client software of the IPCsor on the PXI-Controller. The client displays anerror message if the sequence is not followed.FSS Software runs on the background with itsicon minimized to the windows taskbar icon tray. The Server application also displays the healthparametersoftheFSS systems as well as the client sthat are connected.

The Server module interacts with the hardware of the field signal simulation system. Theserver module is responsible for reading and writing to all hardware I/Os.

**Server Software:** The Server Software is mainlydividedintothefollowingmodule:

- 1. **DAQCore:** Service hardware commandsfrommultiplemodulesofthemainsoft ware.
- 2. **DAQ Engine:** Provides abstraction fromhardwaretoothermodulesof the mainsoftware.
- 3. Settings: Provides settings to the user toconnectusingMXIorTCP/IP.
- 4. Calibration: Provides channel calibrationtotheuser

#### 4.6 FSSClient:

After the launch of the FSS server on the PXIcontroller, FSS client software is launched eitheronthePXI-controllerorontheIPCs.

Clientsoftwarehasanaccessprivilegesetup.First,theu serhastolog

into the clients of tware with the appropriate login ID and password. According to the privilegess etfor logic ID, fe at ures of the clients of tware

willbeavailableorunavailabletotheuser. Basedonthesuccessfullogintheclientapplicationenter sthehomescreen.

Userscaninitiatethesystemconfigurationasfollows.

- 1. CreatetheUUTInformationfile
- 2. FSStoUUTconnectivityfile(LogicChannelMap ping)
- 3. LaunchI/OExplorer
- 4. TestFSSandUUTconnectivity
- 5. GenerateTestReport

**ClientSoftware:**TheServerSoftwareismainlydivide dintothefollowingmodule:

- 1. CreateUUTInfo
- 2. I/OExplore

## V. TESTING

For System Integration Test, two different typesof software are to be developed. One is system softwarethat runs on VME based RTC systems and the second software is GUIwhichrunsonPC/DisplayStation.ThisGUIsoftw areisuser-friendly,easily configurable, enabling the tester to use thesame software for different I/O configurations of the VME-RTC system without much change inthesoftware.

Two sets of programmed EPROMs named (S1Odd, S1 Even & S2 Odd, S2 Even) are provided to test the VME-

RTCsystemswithdualredundantarchitecture.One set of EPROMs aretobeusedforVMEsubsystem-1(S1)andanother set of EPROMs are to be used for VME subsystem-2 (S2). GUI software is to be installedonthePC.

In GUI software, provision is available to selectthenumberofI/Ocards(AI,DI,RO&AO,etc.)asp ersystemrequirements,andthesameis communicated to the VME ED20 CPU cardthrough TCP/IP protocol. Based on the selection,VME Application software scans the inputs andlatchestheoutputs.

TwoEthernetportsareavailable in each system and the scanneddata aresenttobothportssimultaneously.Thedatareceived from both ports can be viewed in theGUIsoftware.





FIGURE9:VMERTC-I/OSimulationGUIinLabVIEW



FIGURE10:VMERTCsystemwithI/Osimulationthru FSS

TheIntegrationandSystemTestingprocessfo cusesonthefunctionalexternals,testingtouncovererro rsandtoensurethatthedefined input will produce actual results that agree withrequiredresults.

SystemIntegrationandtestingprocesscanbe carried out as per Detailed Test cases mentionedin the Test Procedure.Test Procedure should bedefined for each hardware and software to checkthe functional and performance requirements tobe met. It should also be defined (hardware &softwareintegrationandtestprocedure)forassemble d hardware and integrated software ofeach subsystem to check the integrity of bothhardware and software. Test Reportsshould begeneratedaccordingly.TheTestresultsandobservat ions shall be recorded in a document forreview/auditduringVerification andValidation (V&V).

Requirement for the design of online diagnosticsfor VME hardware/software should be specifiedto detect various faults in the hardware/software,data, or code corruption and to take

appropriate actions. This should include identification



ofsystem resources to be checked, diagnostics onsystem start-up, and during run-time on detectionoffaults.Inaddition,the

designmustprovidebuilt-in features for online fault detection, faultindication, and driving failsafe outputs.

AllthecardsdesignedontheVMEbusincorpo rate extensive online diagnostics features for fault detection and health monitoring through the watchdog timer. The watchdog timer formstheheartbeatoftheentirecomputersystem.Since plantoutputsarecontrolledthroughtheactuation of watchdog features relays. were also integrated into the Mono-shot Relay Output board. This ensures that, in case of either systempower failures or the failures of the ED20 CPUsoftware, the plant outputs terminate to failsafemode, thus preventing the catastropheon the operat ingplant.

Sl.No	SignalType	SignalRange	Signal Characteristics	Number of Channels
		K- TypeThermocou ple	0.5°Cresolution	500
1	Analog Outputs(SignalGenerati	0-10mVDC	14-bits @ 25 mV FSR(equivalentto 1.53μVStep)	16
	on)	0-10VDC	14-bitresolution	600
		0-24VDC	14-bitresolution	20
		4-20mA	14-bitresolution	75
2	DigitalOutputs (SignalExcitation)	Drycontact	24VDC,electro-mechanical	650
3	AnalogInputmonitoring	4-20mA	14-bitresolution	10
4	RelayInput Monitoring	Drycontact	24VDC,electro-mechanical	350
5	Open-collectormonitoring	Open-collector	(VCE)SAT≤1.5V	50
6	RTD(Pt- 100)sensorsimulat ion	-200°Cto850°C	Δ1°C (equivalentto 0.3ΩStep)	30
7	LeakDetector(LKD)signalsimulat ion	Resistance armSimulation	0Ω,470Ω,570Ω,Open	350
8	Encoder	Angles in degrees	0 ° to 360 °	25

TABLE2:Maximum number of Signals supports FSS system

# VI. VERIFICATION&VALIDATION (V&V)

#### Thecomputer-

basedcontrolsystemshavetomeet not only the functional performance but inadditiontheyhavetomeettheregulatoryrequirement slikeenhancedreliabilityandavailability.Redundancy andfaulttolerancefeatures are to be provided and the overall systemdesign should have a high mean time betweenfailures and low mean time to repair to achievebetterreliability.

Thebelow Figure-11showsthe designofreal-time computers of both hardware and softwaresubsystems which are subjected to the system Verificationand

Validationprocess.Atthebeginningofthesystemdevel opment,verificationplansandproceduresshallbeprod ucedwhichshallcoverhardwareverification,software verification,and system validation.





FIGURE11:SystemVerification&ValidationProcess

## VII. CONCLUSION

Morethan100RealTimeComputerbasedcon trolsystemsforPowerPlantControl&Processapplicati onshavebeendevelopedandtestedwithFieldSignalSi mulator.Dynamictesting has ensured timing cycles and speeded upthetestingtimedrastically.Thismethodoftesting can be adopted for any Microprocessor, Microcontroller, and computerbased system.

#### VIII. FUTUREENHANCEMENT

The process of inter-connectingthe FSS tothesystemundertestis tedious and cumbersomesinceitinvolvestheconnectionofdiscrete

DOI: 10.35629/5252-0403218231

Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 229



wires. Thistypeofwiringgives alotof contact problems. Tracing the problem and rectifying is a timeconsuming process.

Toreducetheinter-connectiontime, it is proposed to make suitable arrangements at FSSandthesystemundertestsothatFlatcablescanbeus edtoquicklyinterconnectthesystems. This requires mo dification of interface terminal blocks at the microcomputersystem under test by providing one more IDCheaderonIFM.AttheFSSendscrewedterminalsar etobeinterconnectedtoanadditionalIFMwithanIDCc onnector. Thus, the IDC connector is made available at b othendsacrosswhichaFlatcablecanbeconnected.This willensure а

drasticreductioninoveralltestingtimeandbettertimeut ilizationoftheFSS.

Currently, the test programs are written so that the system is vest the output details for the specified inputs. The quality controlengineers are expected to compare the test results with the expected values and decide whether the system has passed or failed.

In the next phase of improvement, it is proposed to modify the test programs such that the FSS by itself compares the test results with the expected values and declares to the quality control engineers whether the systems have pass edorfailed. This will ensure a reduction intesting time and dhumanerrors.

Currently,alimitedtypeofsignalsnamelyCurrent,Volt age,Thermocouple,RTD,LKD,Synchro, and Encodertypeofinputscanbetested.Itisproposedtoenh ancethiscapabilityforothertypesofinputslikeflow,pre ssure,etc.

Complex C & I system with a large number ofI/Os.TheI/Ocapacityofeachsignalisexpectedtobee nhancedbytheadditionofboards of various types. This will be useful fortesting.

## BIOGRAPHIES

Shri.A.K.Asthanawas born in Hyderabad, AndhraPradesh, onJune09, 1955. Hegrad uatedinElectronics and Communication Engineering fromJawaharlalNehruTechnological University, Hyderabad, India. Hejoined asaGraduateEngineerTraineeinElectronics CorporationofIndiaLimited,Hyderabadin the year 1979.Sincethen, hehad beenworkingon С & I systems for Pressurized Heavy WaterandFastBreederReactors.Heworked asGeneralManagerand retiredin the year 2015,Control and Systems Group of Electronics Corporation of IndiaLimited, Hyderabad. Hepublished apaper entitled"PFBRand PHWR Reactors-C& Ι Perspective" in ISA – POWID – INDIA in2010.

**Dr.S.ViswanadhaRaju**,Presently he is working asProfessorofComputerScienceandEngineering,JN TUniversity,KUKATPALLY,Hyderabad,India.Heh ascompletedM.Tech.inCSEfromJawaharlalNehru Technological

University, Hyderabad, India. HewasawardedPh.D.inCSEbyACHARYANAGAR JUNA University, Guntur. He was Head ofCSE, JNT University Hyderabad from September 2010toDecember

2011.Director,MCA(AccreditedbyNBA),GOKAR AJURANGARAJUInstituteofEngineeringandTech nology(GRIET),Hyderabad, from July 2009 to July 2010 and alsoHOD of CSE/MCA (CSE-Twice AccreditedbyNBA) from July 2003 to April 2009. Organized as Convener forInternationalConferenceonAdvancedComputing Technologies(ICACT2008)atGRIET and Member governing body in GRIET fromApril 2009 to July 2010. He was awarded BestcitizensofIndiafromIPH,Delhi.Hehasattendedm anynationalandinternationalconferences/seminars and presented papers and conducted several workshops/seminars/conferen cessupportedbyAICTE,DST,TCS,etc.Hepublished manyresearcharticlesinvariousnationalandinternatio naljournalsandwasactivelvinvolvedinresearchprojec ts.Heisa Life member in different Professional bodiessuchasISTE.CSI.IETE.ACM-

CSTA, and IACSIT. He is a Member of the Board of studies for CSE indifferent Autonomous Engineering colleges.

LakshmiPeyyalais Ms.Sri present,workingasTechnical Manager in Electronics Corporation of India Limited, India.SheGraduated Hyderabad, and PostgraduatedinComputerScienceEngineering (CSE) fromJawaharlalNehruTechnological University (JNTU) Hyderabad, India.She

joinedasaGraduateEngineerTraineeinControl&Auto mation Division, ECIL Hyderabad in 2007.Sincethen,shehasbeenworkingonC&Isystems Prototype Breeder for Fast Reactor, AreaRadiationMonitors, and Radiation Contaminated Monitors. At present, she is pursuing a doctoral research process on ProjectManagement and Leadership impactedbyISO9001:2015.

## IX. ACKNOWLEDGEMENT

AspecialthankstoourChairman&Managing DirectorRear Admiral SANJAY CHAUBEY (Retd.), Chairman&ManagingDirector,and ShriY.S.MAYYA,Outstanding Scientist and Ex.



C&MD of the Electronics CorporationofIndiaLimited(ECIL), Hyderabad,Indiaand**Dr.M.SREENIVASA RAO,** Professor, School of IT,JNTUH, KUKATPALLY, Hyderabad. We would liketo thank all the other high executives, colleagues, staff members,teaching, non-teaching, and librarians who haveextendedtheirtimelyhelp and supportto complete mytask easily.

# REFERENCES

- [1] AERBSafetyGuideforComputerbasedsystems-AERB/SG/D25
- [2] PROJECTHandBook
- [3] UserManualforFieldSignalSimulator
- [4] Real-TimeComputer-BasedControlSystemsfor PrototypeFastBreederReactor
- [5] IEEERecommendedPracticeforSoftwareDesi gnDescriptions-IEEEStd1016-1998
- [6] IEEE Recommended Practice for SoftwareRequirementsSpecifications-IEEEStd830-1998.